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ABSTRACT 
Computer based design too.ls are used ·extensively in the design of integrated 
circuits. The complexity and size of contemporary IC' s demands that the designer 
be equipped with various tools to assist in the design and in the analysis of those 
circuits. Design tools have been developed to handle most of the aspects necessary 
to complete the design of an IC: however, no design tool is capable of handling 
every aspect by itself. The goal of this paper is to bridge the gap between two such 
design tools, a gate level simulator tool (digital analysis) and a component level 
simulator tool (analog analysis). A method will be developed to allow gate level 
simulation within the framework of the component level simulator. Results show 
how the designer can maintain the accuracy of the analog simulation while 
benefitting from the CPU efficiency of the gate level simulator. 
1 
INTRODUCTION 
Device designers utilize two distinct tools to analyze a circuit. The first tool is a 
component level simulator, such as SPICE or ADVICE. The second is a gate level 
simulator, such as VALID or MOTIS. The component level simulation can be 
tailored to produce· a remarkably accurate si~ulation of any device through control 
of model parameters. However, this simulation exacts a high price in CPU 
efficiency and becomes prohibitive for large circuits. The gate level simulator 
improves the CPU efficiency but reduces· the accuracy to the logic levels of digital 
analysis. When it becomes necessary to examine digital circuits for analog 
characteristics the gate level simulator is n<J longer sufficient. 
" 
Prior work in this area has concentrated mainly on MOS devices. Most recently in 
[ll an~ [3] the authors made direct replacment of MOS transistors with current-
limited switches. This analysis was done in SPICE and improved the CPU 
efficiency. In [2] the authors, also working in MOS, introduced a number of 
discrete voltage levels into a gate level simulator. This produced a greater degree 
of accuracy to the gate level simulator. In [4] the authors worked with bipolar ECL 
devices and introduced switch graphs into SPICE. The switch graphs replace 
differential pairs within each gate and improved CPU efficiency. 
2 
In large digital circuits, particularly gate arrays, subcircuits representing gates, or 
function blocks, are analyzed in SPICE. The results of the analysis are converted 
to parameters and incorporated, to the extent possible, into a gate level simulator. 
Large circuits are then analyzed on the gate level simulator utilizing the function 
blocks. The method developed in this paper retains this function block approach 
and models each function block to improve CPU efficiency while utilizing SPICE. 
This allows the designer to replace only those function blocks where timing 
accuracy is not critical and to retain function blocks through which the critical 
signal passes. 
In device simulation of medium and large scale integrated circuits the need often 
" 
arises to simulate in detail a particular path through the circuit. Such a path is 
known as a critical path. Critical path analysis is often done by first analyzing a 
circuit using gate level simulation to determine the intermediate inputs to the critical 
path. The gate level simulation must be determined by the designer to be 
sufficiently accurate for these signals. Often this is known by the original design 
constraints. Other circuits may require steps in the analysis to determine this. 
These intermediate inputs are then treated as inputs into a SPICE net list of the 
critical path. This procedure is cumbersome at best and must be repeated for each 
set of global inputs. In some cases critical path analysis becomes a guess to be 
proved or disproved by actual device performance after manufacture. 
3 
This paper develops a method that is accurate, CPU efficient and streamlined, and 
considers elements from both the gate level and transistor simulators. It was . 
. necessary to retain the accuracy inherent in SPICE for the critical path. However, 
the balance of the circuit could be simulated with the accuracy and CPU speed of 
gate level simulation. The method developed in this paper retains SPICE as the 
vehicle for the simulation_ and develops a way to approximate a gate· level 
simulation in SPICE for the non-critical path portion. 
Bipolar logic, and more specifically, emitter-coupled logic (ECL), the highest speed 
bipolar logic, was chosen for this analysis. Bipolar logic tends to be more complex 
in the development of its function blocks and does not lend itself to the methods 
" 
developed in [l] and [3]. The author's intent is to develop a model utilizing 
switches in a CMOS pattern which will duplicate the functional performance and 
approximate the transient performance of ECL gates. The author will first analyze 
the characteristic of ECL gates and apply these characte.ristics to the models. An 
analysis and comparision of the models and ECL gates will follow. The author will 
then present the C-language program which will substitute non-critical .path function 
blocks with modeled function blocks in a spice netlist. Finally, a critical path 
analysis will be shown on two moderately complex circuits. 
4 
I. MODEL DEVELOPMENT 
The development of the model involves first the analysis of the characteristics of the 
ECL gates and then the application of these· characteristics to the model. The goal 
of this paper is to replace the function blocks in a one-to-one manner with ·modeled 
function blocks. Therefore our primary concern is the input and output 
characteristics of the modeled function blocks and their match to the respective ECL 
function blocks. The ECL logic used in this comparison applied single inputs, 
referenced to a fixed voltage, to the differential pairs. The emitters of the 
differential pair are tied to an active current source and emitter-follower outputs are 
utilized to obtain high toggle rates. High switching speeds in ECL are made 
possible by the non-saturating performance of its transistors, thus, reducing stored 
.... 
charge. A D-type flip flop is shown in figure 1-1. The following six parameters 
were analyzed and duplicated to create the models; 
1. DC operating point, 
2. Input impedence, 
3. Output impedence, 
4. Functionality, 
5. Propagation delays, and 
6. Setup and hold times (rising clock edge). 
In this discussion reference will be made to the D-type flip flop, however the model 
developed and the analysis discussed will be applicable to any ECL function block. 
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DC OPERA TING POINT 
The flip flop utilizes four active current sources, one for each of the two differential 
pair "trees", one for the level shifted clock input, and one for the output node. ·The 
current sources for the trees (QBl and QB2) provide a constant current which is 
·switched between the branches depending on the inputs. This current when pulled 
through the voltage drop resistors (RE 1 and RE2) sets the voltage. at the base of the 
output transistor, Ql3, or the internal latch transistor, Q14. It is desired· that this 
voltage drop be greater than one V be and at least 1 V for noise immunity.. Different 
' 
power levels can be chosen depending on the choice of current sources. Our 
discussion will assume a power level for lmA current sources. The output node 
" 
(23) will be connected to the input of the next gate, the base node of the input 
transistor. A current source must be supplied to maintain the output transistor in 
the forward active region and provide a source for its emitter current. Similarly, 
.any level shifted input (ie. VC) must also have a current source connected to its 
emitter. To insure uniformity of the operating points of all transistors these current 
sources are also designed to supply lmA. 
7 
To obtain a current source of lmA the following relationships in figure 1-2 is 
noted; 
I = I * eVbe*q/kT and s 
I = (Vbase - Vbe)/ Rb 
where 18 = saturation current = 10-16 A 
V be = base to emitter voltage 
kT/q = 26mV 
Rb = ·current source resistor 
Solving for I = lmA yields Vbe = .778V and Rb·= 922 ohms. 
" 
Figure 1-3 shows the output of one ECL gate feeding the input of a second gate. 
The designed goal is to obtain a symmetrical voltage swing in relation to V ref at the 
input of Q 1. VO high occurs when no current is being drawn through Rs. This 
leaves VO one Vbe below the Vs which is at the supply voltage of 5V. For a Vbe of 
. 778V VO is 4.222V. VO low occurs when the tree current, Ie, is flowing through 
le = (B /(1 +B ))*I 
for B = 100, I = lmA 
le= .99mA 
For symmetry about V re6 
V0 high = 4.222V, Vref = 3.7V 
VO low = Vref-(V O high - Yref) = 3.178V 
8 
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Ql Q2 VREF 
With current through R5; 
Yo= Vs - ybe = Ve - lc*Rs -Vbe 
Rg = CVc - vbe - Vo)/ le _·. 1055 ohms 
The models will utilize VO high and VO low as their input voltage levels. 
INPUT IMPEDENCE 
The switching mechanism of an ECL gate is the emitter coupled differential pair 
(Q2-Q3, Q4-Q5, Q6-Q7 in figure 1-1). The current flow through the transistors 
depends on the base to emitter voltage. With the emitters of the pairs tied together, 
the greater current will flow through the transistor with the greater base voltage. 
The ECL logic used in .this discussion sets one base to a reference voltage. The 
other base becomes the input and swings above or below the reference voltage. 
This in tum switches the maJority of the current flow from one transistor to the 
other. 
To calculate the input impedence to the gate, bas.e of Ql in figure 1-4, this 
relationship between the emitter currents in the differential pair is examined. 
I1 = 18* eVbel *q/kT 
I2 = Is* e Vbe2*q/kT 
Ybe1 = Vin - Ye 
Ybe2 = Vrer- Ye 
I1/ I2= e(Vin-Vref)*q/kT 
11 
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12 
The emitter currents, _I 1 and 12, combine to form the current source current, I. 
I = 11 + I2 
I1 = B * Ibl 
Ibl = (I * eCVin-Vref)*q/kT) I (1 + B)(l + eCVin-Vref)*q/kT .) 
The equivalent resistance, Reg_, at the input equals dV in/dlhl. 
1/Req =I* (eCVin-Vref)*qlkT) / [ (1 +B)( 1 + eCVin-Vref)*qfkT)2(kT/q)] 
Evaluating at the operating point of Vin = V ref =· 3. 7V; 
Reg = [(l + B )(1 + 1)2(26mV) ·1 / I = 10.5 kohms 
A comparison of the input currents into Ql and into Req is shown in figure 1-5. 
This analysis is the small signal input resistance about an input voltage of 3.7V. 
The comparison is made between the slope of the current vs. voltage curve and not 
.... 
the absolute value of the input current. Therefore, in figure 1-5, the modeled input 
current has been shifted by 350uA to more clearly depict this comparison. 
To model the input circuit, one must consider the full range of inputs, from Vo low 
= 3.178V to Vo high = 4.222V. Evaluating the change of current over this 
change in voltage, 1.044V yields an equivalent r~sistance of 11 lKohms. 
The modeled input, shown in figure 1-6, consists of the equivalent resistance of 
11 lKohms tied to a 3.178V voltage source. No current will flow, in the model, 
until the input voltage exceeds this source voltage. In the actual circuit, and in the 
developed models, the minimum voltage level is designed to be 3. l 78V. Figure 1-
7 compares the input current in Ql with the input current in the model. It is noted 
13 
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that the areas under the curve, relating to the charge moved, is approximately equal 
and that the steady state currents at VO high and VO low are equal in both circuits. 
The transient analysis of the input transistor is accomplished by considering the 
movement of stored charge in the active region. Process design parameters used in 
this analysis are detailed in table 1-1. 
The stored charge in the base-emitter junction and the base-collector junction is a 
function of the applied voltage and process design parameters according to the 
following; 
Q = le [ V· (l~Mje) _ (V· _ V· \(1-Mje)] and ve .... "e Je Je June/ 
Q = le [ V· (1-Mje) _ (V· _ V· )0-Mje)] 
" VC .1."e JC JC JllllC ' 
where Vjunc is the applied base-emitter or base-collector voltage, Mje and Mjc are 
the grading coefficients for a linearly graded junction and Ke and Kc are constants 
dependent on process parameters in the following ·manner; 
le = 3/2 * C· V· Mje 
.1."e JOO Je 
Kc = 3/2 * Cjco V ce Mee 
Initially (t0 ), with Vin = V0 low, Ve is at 2.922V which is one Vbe below Vref 
(figure 1-8). The base-emitter juncion voltage equals .254V (3.176 - 2.922). The 
base-collector junction voltage is Ve - Vin , 1.824V. When Vin ·reaches V0 high 
( t 1), Ve is one V be below Vin. The base collector junction is either at OV, if tied to 
R8 , or at -.778V if tied to Ye. Calculating yields; 
Qve(t0 )= 10.75 fcoulQve(t1)= 45.75 fcoul 
Qvc(t0 )=-31.38 fcoulQvc(t1)=-14.87 fcoul (Ve= 5V),Ocoul (Vc=4.222V) 
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PROCESS DESIGN PARAMETERS 
Is = 10-16 A 
B = 100 
Cjeo = 39 e-15 F 
Cjco = 22 e-15 F 
Table 1-1 
18 
Mjc ~ .33 
Mje = .33 
T f = 2. 73 e-11 s 
Rb= 130 ohms 
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Q2 VREF 
Delta Q equals Qv(t1} - Qv(t0). Using Ve = 4.222V at t1 yields the maximum 
charge movement of 51.51 fcoul. The ·base recombination effect, qf, must be added 
to this; 
qf = T r*Ic ., where T f is the forward transit time. 
qf ~ 27.3 fcoul 
Total charge equals 78.81 fcoul. 
Figure 1-9 represents a model of this effect, where Rb is the base resistance of the 
transistor and Cjunc represent the charge storage of the transisitor. This is a basic 
RC circuit with the current rising. exponentially according to ; 
I = (V x e-t IT ) I Rb , where V x is the rise in voltage from VO low to V 0 
" 
high 
}
1 =00 
Q = I dt 
t = 0 0 
Solving for T yields 9.8 psec. 
RbCjunc= T 
Cjunc = 75. 34 f coul 
A comparison of the input currents to Q 1 and the modeled circuit are shown for 
rise times of 20psec, 200psec and 2nsec in figures 1-10, 1-11 and 1-12 respective! y. 
It may be noted, in comparing the model to the circuit, that the slopes at the rising 
20 
" 
VIN RB 
MODELED INPUT CAPACITANCE 
FIGURE 1-9 
21 
CJUNC 
MODEL VS CIRCUIT INPUT CURRENT -
Dateffime run: 09/04/91 22:.18:21 ' 
Temperature: 27 .0 
4.0mA -.-----...------+------~-----+------+-------l--------+-
3.0mA I\. 
~ 
~ 
0 
C 
N ~ N 
.-
2.0mA 
I 
.-
0 
\ 
•• 
20psec RISE & FALL 
• 
1.0mA 
~·~· 
-0. o mA 
O 
'------llf-----=--' ,·~1 ---==-:::-..:::--_--I-', •i=----•~==:::::=::::::::::::::::£(1. 
1.00ns 1.02ns 1.04ns 1.06ns 1.08ns 
1.1 Ons 
a ib(q1) • i(rpiu1) 
Time 
1-rj 
~ 
C) 
~ 
N ~ l.u 
,.... 
I ,.... 
,.... 
MODEL VS CIRCUIT INPUT"CURRENT 
Dateffime run: 09/04/91 22:14:19 
Temperature: 27 .0 
1.0mA -------------+-------------'----1-----~--i----~ 
O.SmA 
0.6mA 
0.4mA 
0,2mA 
-0.0mA 01--•--o--• 
, 
,· 
; 
• 
?OOp~ec R_ISE ~ FA~L 
1 
• 
~-• •~--=-===~~D!======~=w-D 
... -~·. 
------------.o~ 
., 
-0.2mA J.._ _ _._ _____ -1--___:._---~------~------t-----~ 
1.2ns 1.4ns 1.6ns 0.8ns 
D ib(q1) 
1.0ns 
• i(rpiu 1) 
Time 
MODEL VS CIRCUIT INPUT CURRENT 
Date/Time run: 09/04/91 22:23:1 O 
200uA 
150uA 
~ 
H 
Cl 
C! 
~ 
~OOuA 
1--' 
N 
50uA 
-OuA 0 
-50uA 
(\ 
0 0 
0 
, 
.,..._________  . __ _ 
r----o-
,· 
' 
1.2ns 
0 ib(q1) 
1.6ns 
• i(rpiu1) 
2.0ns 2.4ns 
Time 
Temperature: 27.0 
2ns RISE & FALL 
., 
2.8ns 3.2ns 3.5ns 
and falling edges are simil_ar, and that the total charge moved during the transition 
is nearly identical. .Design considerations may require that the modeled input 
signal exhibit other characteristics. The model parameters, Rb and Cjunc, can be 
altered to adjust this signal. Figures· 1-13 through 1-15 depict the following three 
addtional configurations with a rise time of 200psec; 
1-13 Rb= 65ohms Cjunc = 150 fF 
1-14 Rb= 400ohms Cjunc = 200 fF 
1-15 Rb = 200ohrils Cjunc = 150fF 
The conversion program, developed later in this paper, assumes the default values 
of 75fF and 130ohms, as depicted in figures 1-10 through 1-12. 
" 
OUTPUT IMPEDENCE 
The ouput of the ECL gate is an emitter follower connected to an appropriate 
current source. The changing voltage level at the output transistor's base switches 
the output voltage. This effect can be realized most efficient! y through the use of 
the output transistor in the model with its base connected to the shifting voltage 
levels of the internal model. Therefore, to secure the output characteristics the 
model retains the output transistor of the ECL gate and its associated current source 
(figure 1-16). 
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FUNCTIONALITY 
To model the functional logic of the gates an analytical scheme was required whi_ch 
could be duplicated through a C-language program. The ordered design of the 
CMOS logic structure was chosen for this reason. Figures 1-17 and 1-18 show an 
inverter and an -and gate .in transistor and modeled form. The inputs in the model 
are fed into the RC circuit developed above with Cjunc in parallel with the DC input 
resistor shown in figure 1-6. The total input circuit is shown in figure 1-19. The 
input voltage level~ control the switches in the model in a complimentary fashion. 
For noninverted inputs, when the input voltage exceeds 3. 7V plus a small hysteresis 
voltage the switches in the top half of the circuit are turned on and those in the 
" 
bottom half are turned off. When the voltage falls below 3. 7V minus the hysteresis 
voltage, the switches reverse. The opposite is true for inverted inputs. 
PROPAGATION DELAYS 
The internal delay of the function block was modeled using an RC circuit to charge 
the base of the output transitor as shown in figure 1-20. The current supplied 
through the switch structure charges the base of the transitor and the delay 
capacitor, Cp, through the resistor, RP. To model a propagation delay the RC time 
constant was chosen to be 1/2.3 of the full circuit's propagation delay, this allows 
the model base to charge or discharge to 90 % of its final value in the same time that 
the circuit would rise or fall. Figures 1-21~22 show a comparison, between the 
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inverter circuit and the inverter model, of the high to low. and low to high 
propagation delays respectively. They use a time constant of lOOpsec, which 
predicts a delay of 230psec and compares closely with the delay of the inverter 
circuit. 
The default design parameters, CP = lpF RP = lOOohms, have been chosen to 
obtain good correlation at the midpoint value, 3.7V. The model's fall time, 
however, is affected by the tail below 3 .5V. Figures 1-23, using a values of 50 
ohms and .5pF, show a closer correlation in fall time. Again the designer is 
allowed to adjust these parameters to suit the particular circuit constraints. 
" 
Finally the degradation due to fanout was considered. Figures 1-24&25 show 
increase in proagation delays from a one gate fanout to a five and ten gate fanout 
for the inverter circuit and model respectively. The ECL logic used in this analysis 
showed an increase in high to low propagation delay on the order of 150psec (five 
gate fanout) and 350psec (lOgate) and a low to high increase of 50psec (five gate 
fanout) and lOOpsec(lOgate). The fanout performance of the model, as shown in 
figures 1-26&27, compares favorably and shows a slight improvement from the 
circuit performance. 
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SETUP AND HOLD TIMES 
Rising edge clock pulses utilize the voltage Vy as the control to the switches. This 
level is high momentarily until the capacitor charges therefore controlling the 
switches only at the rising edge of the clock input. To control the set-up and hold 
times of the flip flops, Vy controls a switch input to an RC circuit, figure 1-28. 
The resistor, Ry, and the capacitor, Cy, can be set by the designer to control timing 
of voltage V z· V z in tum, controls the clock ·signal switch in the model. Using an 
RC time constant of lOOpsec the high input set-up times were 200psec for the 
model and for the flip flop circuit. The high input hold times were 200psec for the 
mod~l and Opsec for the circuit. The low input setup times were lOOpsec for both 
the model and circuit. The low input hold times were Opsec for the model and 
-lOOpsec for the circuit. This time constant can be adjusted by the designer if 
different setup and hold times are desired. 
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II. CONVERSION PROGRAM 
A C-language program* was developed to convert a spice netlist using actual circuit 
parameters to a mqdified netlist using the mod~ls devel_oped in the .previous 
discussion. A conceptual flow of the conversion program and the designer's role is 
shown in figure 2-1 and a flow chart of the program follows in figure 2-2. 
A spice netlist is created utilizing subcircuits that correspond to function blocks 
(digital gates and flip flops). Following each subcircuit definition the designer 
inserts two comment lines. The first. line describes the boolean expression of the 
function block in the following form; 
" 
*D=(Al +-A2+A3+ A4+A5)*(Bl + B2+ B3+ B4+ B5)*(Cl +C2+C3+C4+C5); 
where D is the output node, by definition node "1". If the output is inverted, a 
negative sign is placed before the node, "-1 ". The ECL logic used can be stacked 
to three levels of "anded" inputs, A,B, and C. Each input level can have multiple 
"ored" inputs, Al,A2, etc. Each input is designated by the node number with a 
minus sign, if necessary, to show inversion. A three input nand gate would be 
designated as; 
-1 =(2)*(3)*(4) 
An or gate with one inverted input would be designated as; 
1 =(2)+(-3) 
* A copy of this program has been recorded on a floppy disc (IBM PC compatible} 
and is available from Professor Douglas Frey, CSEE Department, Lehigh 
University, Bethlehem, PA. 
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The designer is allowed to modify the default parameters, if desired. The 
parameters fed to· the program are; 
1. The high and low voltage levels, VH and VL as fed to the base of the 
output transistor (Qout in figure 1-10). This is one Vbe above the logic level 
voltages (default.5V and 4.222V). 
2. The DC input parameters, VDC and RDC, (figure 1-6) (default 
VDC=3.178V, RDC=llOK). 
3. The transient input parameters, RPI and CPI, (figure 1-9) (default 
RPI= 130, CPI=75fF). 
4. The propagation delay, RC time constant, parameters, RP and CP, 
(figure 1-15) (default RP=lOO, CP=lpF). 
" 
5. The rising clock edge control parameters, RY and CY, (figure 1-14A) 
(default RY=lOO, CY=lpF). 
The control of these parameters is accomplished by inserting the second comment 
line in the following form; 
*PARAM name=value name=value ... 
where "name" is the parameter name as described above and value is a SPICE 
recognized value for that parameter. Any number of the above parameters can be 
specified on that line. If no "P ARAM" line is included the program will assume 
default values for that subcircuit. 
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If the designer only adds these two comment lines for each subcircuit, the program 
will convert every call of the subcircuit to the model. To retain some gates in the 
full circuit form the designer should designate those gates in the subcircuit call by 
preceeding the name of the model with the letter "c". For example; 
xl 1 2 3. and 
becomes· 
. 
' 
xl 1 2. 3 c.and 
Care should be taken in the designation of the original model names to avoid the 
use of the letter "c" as the first character. 
The preserving of some gates as full circuit models, allows the deigner to .designate 
a critical path thr9ugh the circuit for a detailed analysis. The remainder of the 
-circuit utilizes the developed models. This technique is utilized in the following 
section on a. number of moderately complex circuits. 
Once the designer has incorporated the above changes into the SPICE netlist, the 
netlist becomes the input to the conversion program. The conversion program 
identifies the subcircuits, retains the full circuit models under a new name 
preceeded by the letter "c", and creates new subcircuits under the original name 
utilizing the developed model. The ouptut of the conversion is a new spice netlist. 
49 
III. ANALYSIS 
To analyze the effectiveness of the models, the following circuits were used to 
examine the functionality, CPU efficiency and analog. performance; 
1. Inverter circuits, 
2. Flip flop circuits, 
3. Shift register (figure 3-1), 
4. Ripple counter (figure 3-2). 
The functionality was determined by comparing the digital performance of the 
circuit to its performance utilizing modeled gates. In all cases the functional output 
" 
was correct and will not be discussed further. 
The CPU efficiency was measured by comparing the job run times for each circuit 
on a Sun workstation. It was anticipated that the modeled circuits would perform 
significantly faster· than the original circuits. Both the number of gates in the circuit 
and the number of input and output transitions were considered. 
The analog performance was considered for the last two circuits during a critical 
path analysis. The output signal of the critical path was examined and compared 
for the circuit with non critical path elements modeled to the circuit with no 
elements modeled. 
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INVERTER CIRCUITS 
The inverter circuits used were an individual inverter exercised through a number of 
transitions and the fanout circuit utilized in the development section. The fanout 
circuit had three seperate inverters feeding a signal to one, five and ten inverters 
respectively. In an attempt to quantify the savings in processing time the input and 
output transitions to each gate were considered. This approach was used due to the 
model's RC circuits at the input and output and the assumption that processing time 
would be primarily dependent on the charge movement at-both of these nodes. 
The fanout circuit was analyzed with a total of 108 input and output transitions. 
This yield _processing times of 51.15sec for the circuit and 48.85sec for the models. 
The single inverter was examined four times with an input signal which cl.anged 
once, twice, four times and eight times. This yield 2, 4, 8 and 16 total input and 
output transitions with processing times as follows; 
2 transitions 3.00sec model 3.25sec circuit 
4 
8 
16 
4.05sec 
5.82sec 
8.57sec 
4.25sec 
5.85sec 
10.02sec 
A plot of this data (figure 3-3) shows a linear relationship of the following form; 
Model: time = .43 * transitions + 2.3 
Circuit: time = .45 * transitions + 2.5 
The incremental saving for each transition is . 02sec and for each gate . 04sec. This 
is approximately a 5 % saving in processing time. 
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Additional savings in processing time were realized with the elimination of the 
propagation delay capacitor in the model. The fanout circuit processing time 
decreased to 27. 03sec for a net savings of 4 7 % . Pr.opagation delay times were 
reduced substantially to below 20psec from the circuit's normal delay of greatei;-
than 200psec. When propagation delay times, of non critical path elements, can 
tolerate large reductions, use of this model may be appropriate (specify CP =0 on 
the *PARAM line). 
Savings in processing time were not expected to be large for the inverter. A 
comparision of the inverter circuit and the inverter model (figure 1-17) shows little 
reduction in hardware. The simplicity of the logic of the inverter leaves little 
" 
hardware between the input and output. The model, by comparison places much 
emphasis and therefore much processing time on its input and output. Savings in 
processing time should occur as the complexity of the logic increases. The circuits, 
internal to the inputs and outputs become more complex with the addition of 
differential pairs, level shifting transistors, and latches. The switching scheme for 
the logic implementaion in the model will not require an increase to as great a 
degree as the complexity of the circuits increase. Therefore, it is anticipated that 
more complex ECL gates will show a marked improvement in processing time. 
This assumption is confirmed in the following discussion. 
55 
FLIP FLOP CIRCUITS 
Processing time analysis of flip flop circuits* defied the linearity of the inverter 
circuit but showed a much greater improvement. Single flip flops and circuits 
involving five and ten flip flops were analyzed under varying input situations. 
Processing time reductions were noted in the range of 50% to 55 % on the majority 
of the circuits, with the greatest improvement being 66 % on one circuit. The 
relative complexity of the flip flop internal circuit and the simplicity of the model's 
switching scheme would make this a reasonable result. 
SHIFf REGISTER 
... 
The shift register, depicted in figure 3-1, consists of four flip flops and 8 
combinational logic gates. A critical path through the circuit is. designated as the 
input, 12, through gates G7, G6, G5, G4 and flip flop D4 to output 01. The I\ 
design consideration for the critical path required that a high to low transition in I2 
trigger a low input to D4 prior to the sixth clock pulse. The gates noted above 
were designated as critical path gates and models were no~ used for them in the 
analysis. The remaining gates were modeled in one simulation and not modeled in 
the other. A transition in input 14 triggered a change in the states of flip flops D2 
and D3 sending them low on the fifth and sixth clock pulse respectively. No other 
inputs changed during the simulations. 
*flip flop circuits used throughout this ~alysis are shown in figure 1-1 
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The simulations were functionally correct and a 20.% improvement in- processing 
time was realized (258.53sec no models to 203.90sec with m~els). There were a 
total of 42 non critical path transitions and 22 critical path transistions. If we 
allocate an equal amount of time to each transition* in the simulation without 
modeling (258.53 / 64 = 4.04 sec per transition) and assume that the critical path 
transitions required the same amount of time in the modeled simulation ( 22 * 4.04 
= 88.88sec) we can arrive at a figure for the non critical path tran~itions (258.53 -
88.88 = 169.66sec no models and 203.90 - 88.88 = 115.03sec with models). This 
indicates a 32 % savings in the modeled portion. 
The output signal and the input to D4 were examined for the effect on analog 
~ . 
performance and are shown in figures 3-4 and 3-5. Both the input and output show 
no discemable difference between the simulations. 
*This calculation is only an approximation. The assumption that all transitions 
require the average amount of time can only be made for a circuit with the 
complexity of gates balanced in all calculations. The shift register approaches this 
condition: there are 4 non critical path flip flop transitions and 2 critical path flip 
flop transitions. This is the same ratio as total non critical path transitions(42) to 
critical path transitions(22). 
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RIPPLE COUNTER 
The second critical path circuit examined was a .ripple counter (figure 3-2). The 
critical path was defined as the clock inputs to the flip flops (CLK to 01). This 
required that the. flip flip function blocks be designated as critical path function 
blocks. The CLK input produced five full clock pulses and the ENABLE input 
made one transition. 
This input vector set produced 70 transitions in the critical path portion of the 
circuit and 36 transitions in the remainder of the circuit. In addition the critical 
path portion involved transitions ( 43) at complex gates, flip flops, while the non 
critical path transitions were at simple combinational gates. The averaging of 
processing time used for the shift register would not be valid in this circuit due to 
this inbalance. It was also anticipated that processing time savings would not be 
great due to the critical path complexity. The simulations produced processing 
times of 306sec without models and 294sec with models; a savings of only 4 % . 
The simulations were redone with a circuit containing two ripple counters of the 
same design. The critical path was defined as above but only in one ripple counter. 
This doubled the number of transitions to 212, increased the complexity of non 
critical path components (43 flip flop transitions) and increase total non critical path 
transitions to 142. This produced a net savings of 34% (786sec to 518sec). 
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The analog signals for the critical path are show in . .figures 3-6 and 3-7 (no models) 
and 3-8 and 3-9 (mcxlels). A slight difference is output delay, on the order of 
30psec, is noted. A review of the circuit shows the output signals, in addition to 
being fed into the next flip flop (not mcxleled), are fed into a mcxleled inverter. 
The difference can be attributed to the mcxleling of the input characteristics of these 
inverters. If more accuracy is desired, the inverters should also be designated as 
critical path gates. Figure 3-10 shows the output for the circuit with the inverters 
so designated. The signals are identical to those in figure 3-7, as predicted. 
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CONCLUSION 
The method developed in this paper to bridge the gap between component level 
simulator and device level simulators yielded satisfactory results. The models· 
developed duplicated the functionality of the devices and approximated the analog 
performance. The analog performance was further controlled by the designer's 
choice of parameters. Through the judicious use of these parameters, the designer 
could balance his desire for CPU efficiency with his need for analog accuracy. 
The conversion program provided the designer with a quick method to· convert ·his 
" 
original spice .netlist into a spice netlist utilizing the models. The program requi~es 
the designer to specify the following three items; 
1. A boolean expression for each subcircuit to be modeled, 
2. Design parameters for models not utilizing the default parameters, and 
3. Designation of critical path elements which are not to be modeled. 
CPU efficiency was analyzed with savings in processing time ranging from 5 % to 
66 % . The minimal savings were realized on those .circuits where the majority of 
transitions occurred in critical path gates. The maximun efficiency was realized 
when complex gates, such as flip flops, were replaced by models. 
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The flexibility of design in the models, allows designers utilizing this method to 
achieve circuit performance compatible with full circuit simulation. It has also been 
shown that savings in processing time are realized when this method is used. 
" 
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